

1 ABSTRACT OF THE DISCLOSURE

2
3 A method determines a plurality of clock delay values. Each delay value is associated
4 with a delay element on a clock line leading to a clock sink in a synchronous circuit. The
5 method determines an initial set of delay values and executes an optimization algorithm,
6 beginning with the initial set of delay values, to arrive at a set of delay values that at least
7 approximately meets an criteria while satisfying timing constraints associated with selected
8 pairs of logically connected clock sinks. In a preferred form, the optimization algorithm is a
9 genetic algorithm or a gradient descent algorithm. The genetic algorithm involves selecting
10 parent sets of delay values, crossing over so as to produce a child set of delay values,
11 mutating the child set of delay values, evaluating how well the child set of delay values meets
12 the criteria, and conditionally discarding the child set on the basis of the evaluating step. The
13 gradient descent algorithm involves perturbing the initial set of delay values, evaluating how
14 well the perturbed set of delay values meets the criteria, and conditionally discarding the
15 perturbed set on the basis of the evaluating step. If the perturbed set is not discarded, then the
16 gradient descent algorithm adjusts the values of the perturbed set in the same direction
17 relative to the corresponding values in the initial set.